Abstract-Future kilopixel-scale heterodyne focal plane arrays based on superconductor-insulator-superconductor (SIS) mixers will require submilliwatt power consumption low-noise amplifiers (LNAs) which are tightly integrated with the mixers. In this paper, an LNA that is optimized for direct connection to a 220-GHz SIS mixer chip and requires less than 100 W of dc power is reported. The amplifier design process is described, and measurement results are presented. It is shown that, when pumped at local oscillator frequencies between 214 and 226 GHz, the mixer/amplifier module achieves a double-sideband system noise temperature between 35 and 50 K over the 3.3-6 GHz IF frequency range while requiring just 90 W of dc power. Moreover, the potential to further reduce the power consumption is explored and successful operation is demonstrated for LNA power consumption as low as 60 W.
I. INTRODUCTION
T HE scaling of millimeter-and submillimeter-wave heterodyne superconductor-insulator-superconductor (SIS) mixer-based two-dimensional (2-D) focal plane arrays (FPAs) to the kilopixel level is desired to reduce the observation time associated with performing large-scale astronomical surveys of spectral features in the interstellar medium [1] . The current state-of-the-art SIS mixer-based 2-D FPA is Supercam, a 64-pixel array operating at 350 GHz [2] . Scaling FPA technology to the thousand-pixel level will require overcoming a number of open technical problems. In this paper, the thermal and mechanical challenges of integrating a large number of cryogenic low-noise IF amplifiers with a kilopixel-scale FPA are addressed.
The output impedance of an SIS mixer, which depends upon the applied bias, the LO pump frequency/power, as well as random manufacturing variations, is typically far from the 50-impedance to which most low-noise amplifiers (LNAs) are noise matched. Thus, if care is not taken in coupling an SIS mixer to an LNA, the operating noise temperature of the amplifier can be far from nominal. The most straightforward approach to connecting an SIS mixer to an LNA without affecting the LNA noise temperature is through an isolator [3] , [4] . While such an approach has typically limited the IF bandwidth to an octave, recent improvements in isolator technology now enable the realization of IF bandwidths as large as 5-18 GHz [5] . However, in the context of a compact 2-D FPA, the physical dimensions of an isolator are prohibitively large.
An alternative approach that has been explored by several research groups is to include a matching network between the LNA and the SIS mixer to transform the mixer output impedance to 50 [6] - [9] . While this approach does ease the mechanical challenge of packing a large number of amplifiers into a pitch that is appropriate for a 2-D FPA, the additional matching networks can make it challenging to achieve large IF bandwidths. A potentially superior approach that has also been demonstrated involves the use of an LNA specifically designed for integration with an SIS mixer [10] - [12] .
While a solution for the mechanical challenge appears feasible, the power-handling requirements of a compact array containing thousands of pixels and cooled using a single closed-cycle cryogenic cooler appear daunting. A typical 4.2 K cryocooler limits the allowable heat generated from the optics, electronics, and mechanical components to a maximum of 1.5 W [13] . While multiple cryocoolers can be integrated into a single cryostat, this significantly increases the electrical power and equipment cooling demands of the instrument (both of which may be very limited at the dry and high elevation sites preferred for state-of-the-art astronomical submillimeter-wave telescopes), while also increasing the bulk and complicating the mechanical design of the cryostat. The tight integration of LNAs with SIS mixers also introduces a requirement for low-power dissipation in the LNA, as heat generated close to the SIS mixer may heat the SIS junctions, reducing the mixer conversion gain and increasing shot noise due to leakage currents. Thus, microwatt-level power consumption amplifiers are required before a kilopixel-scale system is truly practical. Unfortunately, there has been limited work focused on power constrained cryogenic LNAs, and even the most efficient commercially available HEMT-based amplifiers dissipate 4 mW [14] .
Silicon germanium (SiGe) heterojunction bipolar transistors (HBTs) have recently become a popular choice for the implementation of cryogenic LNAs and appear to be a promising option for use in future kilopixel FPAs. Russell and Weinreb reported a 2-mW SiGe amplifier that was directly noise matched 2156-342X © 2015 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission.
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to an SIS mixer while achieving approximately 17 dB of gain [12] . It was later shown that, by operating at reduced collector voltages, the power consumption of cryogenic SiGe LNAs could be lowered drastically without impacting the small-signal or noise performance [15] . A proof-of-concept 1.8 to 3.6 GHz LNA with over 27 dB of gain, a sub-5 K noise temperature, and a dc power consumption of just 290 W was also reported in [15] . This work was then leveraged to realize an integrated SIS-mixer/SiGe-LNA, which operated at an RF frequency of approximately 220 GHz, consumed just 720 W, and achieved a system noise temperature of 40 K at a spot IF frequency of 6 GHz [16] . In this paper, the design and thorough characterization of an improved SIS-mixer/SiGe LNA consuming under 100 W of dc power and achieving competitive noise performance over a wide IF frequency range is presented.
II. IF AMPLIFIER DESIGN AND OPTIMIZATION
The design and optimization of an LNA is predicated upon knowledge of the generator impedance, which must be transformed to present the input-stage transistor with an impedance that provides a suitable tradeoff between gain and noise. In the case of an amplifier to be directly integrated with an SIS mixer, this impedance corresponds to a parallel RC network representing the IF output impedance of the intrinsic SIS mixer 1 , followed by an embedding network between the intrinsic mixer and the chip terminals [see Fig. 1(a) ]. Determination of this equivalent model is therefore required to enable the design of an LNA.
The real component of the intrinsic mixer IF output impedance ( ) can be obtained from dc -measurements and depends upon the LO pump power and frequency as well as the quiescent bias point of the SIS mixer. While it is certainly possible to pick a pump frequency and a fixed bias point-and thus a specific IF impedance-to optimize about, when building a general purpose astronomical receiver, it is highly desirable to develop a solution that is compatible with a tuned local oscillator and a variable bias point. Therefore, a reasonable compromise is to design for acceptable performance across a range of impedances. Such an approach has the added benefit of built-in tolerance to the unavoidable uncertainty in the SIS mixer IF output conductance that is associated with process variation. In this work, a mixer chip based on a distributed series array of three SIS junctions was used. This chip is similar to that reported in [17] and, when biased for maximum sensitivity and pumped at frequencies in the range of 210-222 GHz, these mixers have a nominal IF output resistance varying from 100 to 200 [16] .
While the resistive component of the SIS mixer IF output impedance is somewhat uncertain, the remainder of the IF output impedance model can easily be determined from geometrical constraints. A micrograph of the intrinsic mixer circuit employed in this work appears in Fig. 1(b) . The equivalent IF circuit appears in Fig. 1 (c) and consists of the three SIS junctions as well as a pair of lumped capacitances to ground 1 The intrinsic SIS mixer refers to the region of the device where the RF mixing occurs, i.e., the SIS junctions and their planar tuning circuit. corresponding to the impedance tranformers labeled and in Fig. 1(b) . The junction specific capacitance for these devices is approximately 85 fF m , the diameter of the circular junctions is 1.8 0.1 m, and each junction has an additional parasitic capacitance of approximately 5 fF. Thus, is estimated to be in the range of 195-245 fF. The values of and can be determined from the dimensions of the thin-film microstrip matching networks and are approximately and 140 14 fF, respectively. Thus, the total effective IF capacitance of intrinsic SIS mixer is estimated to be in the range of 260 to 325 fF. For design purposes, a value of 300 fF was assumed.
The terminals of the mixer chip connect to the intrinsic SIS mixer through a pair of stepped-impedance lowpass filters, as shown in Fig. 1(d) . This embedding network was modeled using Ansys High Frequency Structure Simulator (HFSS) and the resulting two-port network was used to complete the model of the mixer IF output impedance. The reference plane for the SIS IF output-impedance model is at the interface between the LNA printed circuit board (PCB) and the mixer chip. A two-stage discrete-transistor LNA was designed for optimum performance over the 3-6-GHz frequency range when driven from the IF output impedance of the SIS mixer chip. A schematic diagram of the amplifier appears in Fig. 2 . The active devices used in the design are IBM BiCMOS8HP SiGe HBTs [18] and the target current density of each transistor was 0.19 mA m . The low-power cryogenic noise performance of these transistors has been studied in detail [15] , and it was shown that these transistors can be biased with a collector-emitter voltage ( ) as low as 100 mV. In this work, a collector supply voltage ( ) of 150 mV was selected. The lowcryogenic transistor models presented in [15] were used in the amplifier design process.
The intrinsic mixer capacitance ( ) and the IF filter were absorbed into the input matching network, which was designed to present the transistor with an impedance near the optimum for noise matching over the 3-6 GHz frequency range. An ac shorted stub was included at the input to permit bias to be applied directly to the SIS junctions. To ensure broadband supply bypassing, a pair of capacitors were employed on the SIS bias line, with a 10-damping resistor included to prevent resonances between the capacitors. Inductive degeneration of the input stage transistor was implemented using a bondwire to the chassis and improves the input match. The base bias was provided through a 10-k resistor to prevent parasitic loading of the RF input line. At cryogenic temperatures, the required base voltage is in the range of 1 V and the expected base current is on the order of 100 nA.
The inter-stage and output matching networks were designed to flatten the gain. A 47-stabilization resistor was incorporated into the inter-stage matching network to ensure unconditional stability and a 100-resistor was included in the output-matching network both to improve the stability and output match. Both the inter-stage and output-matching networks included shunt transmission lines connecting the collectors to the power supply to minimize power dissipation. Additional bypassing (not shown in Fig. 2 ) was employed to ensure that the supply appeared as an ideal RF short to ground.
The simulated scattering parameters and noise performance of the LNA when driven by the equivalent model of the mixer appear in Fig. 3 . For this simulation, the mixer output resistance was assumed to be 200 , and the transistor bias points were set to their nominal values of 0.19 mA m . The corresponding dc power consumption is 90 W. The amplifier is predicted to have greater than 10 dB gain and less than 16 K noise temperature of the entire 3.3-6 GHz frequency range, with considerably better specifications over the majority of the frequency range.
III. EXPERIMENTAL RESULTS
The low noise amplifier was constructed using hybrid circuit assembly techniques. First, the RF PCB was machined using a laser-based PCB milling machine, with pockets fabricated for ground connections and to house the bare-die transistors. The board material was Rogers 6002 Duroid, with a thickness of 250 m and the dimensions of the fabricated PCB were 12.7 mm 25.4 mm. The PCB was then mounted on a machined copper block, designed to be fastened directly to an existing mixer block. The RF and high-frequency bypass capacitors were realized using thin-film metal-insulator-semiconductor (MIS) capacitors that are known to be stable at cryogenic temperatures [19] . The larger 1-F bypass capacitors were realized using thick film capacitors [20] , which have been characterized and found to be stable at cryogenic temperatures. All inductors were fabricated using 25-m bond wires, with an assumed inductance of 1 nH/mm. The 10-k resistors required to bias the base terminals of transistors and were realized using thin-film wire-bondable resistors, whereas the remaining resistors were standard thick-film surface-mount devices. Finally, micro-D and SMA connectors were added for the dc bias and RF output connections, respectively. A photograph of the assembled circuit is shown in Fig. 4(a) , and the integrated mixer/LNA assembly appears in Fig. 4(b) .
Once completed, the mixer/LNA assembly was mounted in a liquid helium (LHe) cooled cryostat configured for the characterization of millimeter-wave receivers. A block diagram of the test-bed appears in Fig. 5(a) , and a photograph of the cryo- stat innards appears in Fig. 5(b) . DC bias was applied to the SIS mixer through a programmable room-temperature bias box, whereas Keithley 2401 Sourcemeters (not shown) were employed to bias and monitor the LNA. A tunable frequency-multiplied LO source was quasi-optically coupled to the beam of the SIS mixer through a room temperature wire grid and the diplexed RF/LO signal entered the cryostat through a 0.5-mmthick teflon window. An additional teflon lens located on the cold-plate of the cryostat was used to focus the beam emerging from the corrugated feedhorn integral to the mixer block onto the black bodies used for -factor measurements. At the output of the mixer/LNA block, an isolator 2 followed by an additional cryogenic LNA (Low Noise Factory model LNF-LNC-4_16A [21]) was employed to further amplify the IF signal prior to exiting the cryostat. The performance of both the isolator and the second-stage amplifier deteriorate below 4 GHz, limiting the measurement accuracy in this frequency range. An additional amplifier was employed at room temperature. Finally, the IF signal was band-limited to 40 MHz using a YIG tuned bandpass filter before power detection using a commercial power meter. A set of baseline measurements were also carried out in which the output of the SIS mixer block was directly connected to the isolator through an SMA adapter, in the absence of the integrated SiGe LNA. 
A. DC Characterization of Mixer
Prior to noise temperature measurements, the dc characteristics of the SIS junction were evaluated under a variety of operating conditions. A potential concern is that the amplifier affects the dc operation of the mixer. To verify that the LNA did not affect the SIS mixer, unpumped -sweeps were carried out with and without the LNA powered to its nominal operating point (see Fig. 6 ). For the initial measurement, where the LNA was powered down, no magnetic field was applied to the mixer. Magnetic field was then applied to the mixer when the LNA was powered, as in the case of the normal operation of the SIS mixer. Referring to Fig. 6 , it is confirmed that the mixer was not pumped by the LNA. 3 Next, the LO pump tone was enabled and pumped -curves were obtained for LO frequencies of 214, 220, and 226 GHz [see Fig. 7(a) ]. A spline-fit was then applied to each curve to determine the incremental output resistance ( ) at each of the pump frequencies. At the nominal bias point near the center of the photon step (i.e., around 8 mV), the magnitudes of the measured output resistance of the mixer chip were considerably higher than the 100 to 200 that was assumed when designing the amplifier. Moreover, at 214 GHz, the differential resistance was found to be negative. This is a common occurrence when operating SIS mixers and is due to the tuning circuit being inductive at frequencies slightly below the center of the tuning resonance. Since the absolute value of the differential resistance seen with SIS mixers is generally much higher than the typical 50-LNA input impedance, this does not usually result in unstable operation. 4 
B. RF Performance
The double-sideband (DSB) system noise temperature ( ) was measured using ambient and liquid nitrogen cooled 3 When the amplifier was biased for higher power, pumping of the SIS mixer was observed. This may be attributed to bias oscillation of the module or amplifier instability associated with a potential resonance between the module bypass capacitors and the cryostat feedthrough capacitors. No such pumping was observed at the lower bias level ( 0.15 mW) used in our experiment. 4 The reader is referred to [22] for a detailed discussion of LNA operation with a negative generator impedance. loads for LO frequencies of 214, 220, and 226 GHz and for IF frequencies ranging from 3 to 7 GHz. IF data points were taken every 200 MHz. An example curve showing the measured output power when the receiver input was terminated with hot-and cold-loads during a -factor measurement appears in Fig. 8 . A peak -factor was obtained near the middle of the photon step. The system noise temperature with the LNA biased at its nominal power dissipation of 90 W appears in Fig. 9 for each of the three LO frequencies. For these measurements, the SIS mixer was biased at its nominal operating voltage of approximately 8.2 mV and the measurements include both optical was set to 300 fF, and was swept from 200 to 400 in 100-steps.
losses and the noise of the mixer. In all cases, the system noise temperature was below 50 K over the entire 3.3-6-GHz frequency range. This IF bandwidth is sufficient to allow mapping of Doppler shifted and broadened emission lines from Galactic objects and to allow for good continuum sensitivity, and is comparable with many existing FPA receivers. Based on knowledge of the gain of individual components in the IF path, the gain of the SiGe amplifier was estimated to be 16 dB at 5 GHz. This gain is consistent with the simulation results 5 shown in Fig. 3 .
The system noise temperature measured for an LO frequency of 226 GHz was compared with simulation results for a range of values of (see Fig. 10 ). For these simulations, a room-temperature optics loss of 0.2 dB was assumed, and the mixer DSB 5 It has been shown in [23] that the IF noise contribution of a low noise amplifier attached to an SIS mixer can be determined by fitting to the -curve obtained during a bias sweep of the SIS junction with no LO pumping power applied. However, this fitting method only works well when the optimal source impedance of the amplifier is close to normal state impedance of the junction. In the case of [23] , the optimal source impedance of the amplifier was around , while the normal state resistance of the SIS junction was approximately 100 . Here, the optimal generator impedance of the amplifier is approximately 150 , while the normal state resistance is just 40 . Therefore, such a measurement was not attempted and simulation results were used instead. noise temperature and gain were taken as 12.5 K and 3 dB, respectively. It can be seen that the disagreement between simulation and measurement is below 25% over the majority of the frequency range.
The potential to operate the LNA at even lower power consumption was also explored. Frequency swept DSB -factor measurements for LO frequencies of 214 and 226 GHz were obtained as a function of the first stage transistor power consumption, and the resulting noise performance appears in Fig. 11 . For these measurements, the first-stage bias current was varied while and the second-stage bias current were held at 150 mV and 0.2 mA, respectively. Remarkably, the noise performance was insensitive to power consumption down to 60 W; in fact, a moderate improvement in noise performance was observed as the power was reduced from 105 to 60 W. As determined via relative power measurements, a minor disadvantage to operation at such low power consumption 6 is a modest reduction in gain of approximately 2 dB with respect to the nominal bias point of 90 W.
C. Comparison to Baseline LNA
A second cool-down was carried out with the mixer block interfaced directly to the isolator and the second-stage amplifier to obtain a baseline measurement using a setup that has previously provided state-of-the-art results [4] . The amplifier used in this measurement consumed 15 mW of dc power. The results are compared to the measurements of the system with the SiGe LNA biased at 90 W in Fig. 12 . The system noise performance with the ultra-low-power amplifier is well within 15 K of the baseline system over the majority of the 3.3-6-GHz frequency range. An obvious concern for such a low-power amplifier is that the available gain is insufficient. However, the fact that the noise performance of the proposed system is superior to that of the high-performance baseline system below 3.7 GHz, where the isolator becomes lossy and the noise of the second-stage amplifier increases, is evidence that the proposed SiGe front end does provide significant gain, even at these ultra-low-power levels.
IV. CONCLUSION
Since submillimeter-wave SIS mixer-based receivers now exhibit performance approaching the fundamental limits imposed by quantum noise and the atmosphere, the deployment of large FPAs is the only way of increasing the throughput of astronomical telescopes. The results presented in this paper imply that LNA power consumption should not be a barrier to the deployment of practical SIS mixer-based kilopixel focal plane arrays and that IF bandwidth sufficient to map Doppler shifted and broadened emission lines from Galactic objects and to allow for good continuum sensitivity is achievable in such a system. While a basic proof of concept was presented in this paper, a key step towards large scale deployment of this technology will be the development of integrated circuit amplifiers achieving the same level of performance.
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